dcsimg
Login | Register   
LinkedIn
Google+
Twitter
RSS Feed
Download our iPhone app
TODAY'S HEADLINES  |   ARTICLE ARCHIVE  |   FORUMS  |   TIP BANK
Browse DevX
Sign up for e-mail newsletters from DevX

By submitting your information, you agree that devx.com may send you DevX offers via email, phone and text message, as well as email offers about other products and services that DevX believes may be of interest to you. DevX will process your information in accordance with the Quinstreet Privacy Policy.


Tip of the Day
Language: C++
Expertise: Intermediate
Sep 14, 1999

WEBINAR:

On-Demand

Building the Right Environment to Support AI, Machine Learning and Deep Learning


Understanding Memory Pages and Page Alignment

System memory is divided into units that are called "pages". A page consists of 4,096 bytes (4K) on Intel architectures, and on Alpha systems it consists of 8,192 bytes (8K). A memory address is said to be "page-aligned" if it's the address of a page beginning.
Thus, on 4k page size architecture, 4,096, 12,288 and 413,696 are instances of page-aligned memory addresses. Some processes require that their memory be page aligned, e.g., heap memory managers.
Danny Kalev
 
Comment and Contribute

 

 

 

 

 


(Maximum characters: 1200). You have 1200 characters left.

 

 

Sitemap
Thanks for your registration, follow us on our social networks to keep up-to-date